Achieving 100G TCP/IP communication functionality with pure hardware logic without CPU!
The 100GbE TCP Offloading Engine IP Core (TOE100G-IP) is a groundbreaking solution that enables the complex TCP transmission and reception processes, which traditionally required expensive high-end CPUs, to be implemented solely with pure hardware logic without a CPU. It comes standard with a reference design compatible with Xilinx/Intel FPGAs, which can help shorten product development time.
Inquire About This Product
basic information
■Supports simultaneous transmission and reception (Full Duplex) of TCP 100GbE ■Pure hardware-wired TCP/IP protocol stack ■Single session connection ■Supports both server and client modes (passive/active open/close) ■High-speed processing for transmission and reception ■Supports jumbo frames (during transmission) ■Transmission/reception buffer size can be adjusted to an optimal point based on resource consumption and performance ■User-friendly interface (data I/F is FIFO type, control I/F is register type) ■Supports IPv4 ■Allows evaluation of the core on genuine Xilinx/Intel evaluation boards before purchase ■Includes a reference project that operates on the actual hardware, with all source code provided except for the core ■Reliable domestic support
Price range
P6
Delivery Time
P3
※A license agreement must be concluded.
Applications/Examples of results
The TOE100G-IP core is the ideal solution for applications that require high-speed transfer of large amounts of data, such as video and storage. (Application examples) ■ Multi-channel HD video streaming ■ Autonomous driving development systems composed of multi-channel cameras, LIDAR, radar, and sensors ■ Medical scanners such as MRI and PET scans
Detailed information
-
TOE100G-IP Block Diagram
Line up（2）
| Model number | overview |
|---|---|
| TOE100G-IP-ALV | TOE100G-IP compatible with ALVEO |
| TOE100G-IP-KUP | TOE100G-IP compatible with Kintex Ultrascale+ |
catalog（3）
Download All Catalogs
![CPU Low Latency High-Speed Network IP Core [TOE-IP/UDP-IP] Catalog](https://image.www.ipros.com/public/catalog/image/01/921/544732/IPROS35007459182912551656.jpeg?w=120&h=170)
Company information
Design Gateway is a pioneer in the development and sales of advanced IP cores, with over 30 years of experience in the FPGA industry.
![[Case Study] Sensor Reduces Sorting Time by Half! Higashi Nihon Recycling Systems](https://image.www.ipros.com/public/product/image/add/2001211187/IPROS42997668617422795954.png?w=280&h=280)
![[Case Study] 90% Recycling Rate of Waste Plastics! Meiwa Packs](https://image.www.ipros.com/public/product/image/c34/2001211193/IPROS77251652406533655175.png?w=280&h=280)
