FPGA - List of Manufacturers, Suppliers, Companies and Products | IPROS

FPGA Product List

1~9 item / All 9 items

Displayed results

Cost reduction services through FPGA implementation.

We can accommodate you with reverse engineering of the current product even without design data!

Don't just settle for EOL support! By incorporating peripheral circuits into the FPGA, we achieve significant cost reductions. By consolidating multiple CPLDs into a single FPGA, we also gain benefits such as reduced power consumption. Additionally, we can accommodate reverse analysis of existing products even without design documentation. Please feel free to contact us. 【Features】 ■ Significantly reduce the number of components on the board that were previously made up of individual devices, achieving cost reduction. ■ Even if there are development outsourcing costs, overall cost reduction is possible depending on production volume. ■ Reduce power consumption. ■ Future EOL measures are also assured. *For more details, please refer to the PDF document or feel free to contact us.

  • others
  • FPGA

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

[Information] Shirutoku Report No. 21 #Response to Production Discontinuation of FPGA Components

We are collaborating to solve our customers' problems by utilizing FPGAs!

★★Shirutoku Report: Useful Information You Can Benefit From★★ In this report, we will focus on addressing the discontinuation of parts using "FPGA." This is not about replacing the parts themselves with "FPGA," but rather introducing designs that implement measures for the discontinuation of LCD panel production using "FPGA." If you need designs such as "I want to perform data processing for high-speed serial communication with FPGA" or "I want to process signals from sensors with FPGA and transfer data," please feel free to contact us. 【Contents】 ■ Solutions with "FPGA"! *For more details, please refer to the PDF document or feel free to contact us.*

  • Power distribution and control panels
  • IT Control and Services
  • FPGA

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

High-quality FPGA development

We achieve high-quality FPGA development with know-how cultivated through a wealth of experience. Our company is a certified DSN member of ALTERA (US).

We provide optimal and high-quality development through collaborative design between the hardware team for FPGA development and the software team for OS porting/drivers development such as LINUX/VXWORKS. Additionally, by replacing discontinued devices with FPGA development, we achieve cost reduction. For long-term maintenance management of industrial equipment, trust NDR for high-quality FPGA development. 【Features】 ● We develop compact and high-functionality products using ARM-integrated SoC FPGAs. ● We replace production devices with FPGAs in three stages. ● High-quality development through FPGAs achieves cost reduction.

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Three Methods to Generate FPGA-Compatible Code Using AI Tools

Explaining how to generate FPGA-compatible custom test functions using ChatGPT!

This document introduces three methods for generating FPGA-compatible code for user-programmable devices using AI tools. It provides detailed explanations on using user-programmable FPGAs and Moku Cloud Compile, as well as defining prompts for generating VHDL. Examples include the implementation of signal limiters, creation of event counters, and converting Python to VHDL. [Contents (partial)] ■ Mastering user-programmable FPGAs ■ Prompts, adjustments, copying, deployment ■ Getting started with Moku Cloud Compile ■ Generating VHDL using ChatGPT: Defining prompts *For more details, please refer to the PDF document or feel free to contact us.

  • others
  • FPGA

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Development case studies of large-scale computations using FPGA.

Are you struggling with large-scale computations? Implement computation blocks on an FPGA on a PCI Express card.

We would like to introduce a case study of large-scale computation development using FPGA conducted by our company. FPGAs excel at complex calculations with conditional branching and interrelated computations. Our customer was performing calculations using a GPU (NVIDIA Quadro RTX 8000), and when we compared the computation time on FPGA with that on GPU, we found a difference of about 14 to 15 times. 【Case Overview】 ■ Target Area: Accelerating computations unsuitable for GPUs using FPGA ■ System Configuration: Implementation of computation blocks on an FPGA on a PCI Express card ■ Performance Comparison between FPGA and GPU: A difference of about 14 to 15 times ■ Essential building blocks for large-scale computation have already been developed ■ Compatible with both Windows OS and Linux OS *For more details, please refer to the PDF document or feel free to contact us.

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Audio codec "ADPCM transcoder"

ADPCM transcoder core IP for FPGA! Compliant with ITU-T Recommendation G.726.

The "ADPCM Transcoder" is an FPGA-targeted ADPCM transcoder core IP compliant with ITU-T Recommendation G.726. By combining it with a PCM codec, it can replace an ADPCM codec LSI. It is designed in Verilog-HDL. Please consult us regarding support in VHDL. Additionally, it can be provided as a macro (netlist) or in ROM format. 【Features】 ■ Compliant with ITU-T Recommendation G.726 ■ PCM coding 64kbps ⇔ 32kbps ADPCM conversion ■ Converts 64kbps × 1 channel to 32kbps × 2 channels ■ Operates with a sampling frequency of 8kHz clock ■ Independent circuits for encoder/decoder *For more details, please refer to the PDF materials or feel free to contact us.

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Providing consistent services from reliable hardware design to manufacturing.

Opening up the design and manufacturing technology that has supported the reliability of outstanding Fujitsu products for many years - Fujitsu I-Network Systems.

Fujitsu I-Network Systems Limited (FI-NET) became independent from Fujitsu Limited last year in 2022 (due to changes in capital structure) and aims to leverage the hardware design and manufacturing technologies it has cultivated over many years to benefit new manufacturing endeavors beyond the Fujitsu Group's framework. Additionally, the DX Smart Factory, developed through collaboration with Fujitsu and Fujitsu Laboratories as part of the TPS activities pursued for over 20 years, has become one of the top runners in Japan, attracting more than 400 visitors annually. It can flexibly respond to various production varieties and volumes, including small-lot production, large quantities of different types, and variations, enabling the speedy provision of high-quality and highly reliable equipment. Based on the experience and know-how it has built, FI-NET seeks to engage in new manufacturing projects. Through partnerships with client companies, it aims to provide high reliability and excellence, contributing to better manufacturing practices.

  • Manufacturing Technology
  • FPGA

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Tohoku Univ. Technology:Sparse-Compatible Algorithm for Simulated Quantum Annealing (SQA): T25-011

Practical-Speed SQA Execution for Automated Guided Vehicles (AGV)

To simulate quantum annealing on classical computers, Simulated Quantum Annealing (SQA) based on the Ising model has gained attention. The inventors have developed a parallel algorithm that enables multi-level parallel processing of SQA with a fully connected Ising model, implemented on a Field Programmable Gate Array (FPGA) (related work [1]).  This invention supports sparse coupling models and proposes an algorithm that allows for faster analysis of classical spin systems based on the Ising model. This makes it possible to execute SQA at practical speeds using FPGA acceleration.

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration